JTAG – Joint Test Action Group

ispjtag

programming-block-diagram

 

The MachXO contains two types of memory, SRAM and Flash (refer to Figure 12-1). SRAM contains the active
configuration, essentially the “fuses” that define the circuit connections; Flash provides an internal storage space
for the configuration data. - MachXO JTAG Programming and Configuration User’s Guide

 

The SRAM can be configured in two ways; by using IEEE 1532 mode via the IEEE 1149.1 compliant ispJTAG™
port or from data stored in the on-chip Flash memory.

The on-chip Flash can also be programmed using IEEE 1532 mode via the IEEE 1149.1 compliant ispJTAG port.

 

 

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s

Blog at WordPress.com.

Up ↑

%d bloggers like this: